Abstract
Introduction
Throughout the ITRS-99 Roadmap on Design, continual references are made to clock and timing related challenges facing designers through and beyond 2005. Many of the problems stem from simply taking the current design methodology for computing systems (a global clock between components, with higher rate clocks within components) and projecting this usage within the System-ona-Chip circa 2005 and beyond. In [l] , [2] an innovative clockless design methodology called Phased Logic (PL) was introduced. Phased Logic is based upon LEDR signal encoding [6] and marked graph theory 173. One of the features of Phased Logic is that it produces a clockless design via an automated translation from a netlist of DFFs + combinational logic. This paper demonstrates Phased Logic as applied to arithmetic circuits, principally addition and multiplication.
A brief overview of Phased Logic
A phased logic netlist can be thought of as a marked graph with data tokens flowing throughout the graph. Each data token has a phase that is either even or odd. A data token is represented by a dual-rail signal that uses LEDR encoding [4] . A phased logic gate has an internal state bit used to represent the gate phase and a phased logic gatefires whenever all of the phases of the inputs matches the internal gate phase. In [ 11 Linder showed that for correct operation of a phased logic system, its marked graph equivalent had to be both live and safe. A live marked graph has an active token on each directed circuit of the graph and every signal must be part of a directed circuit. This essentially means that each directed circuit in the phased logic netlist must have at least one PL gate ready to fire at any time. A graph with a liveness problem will result in no token circulation, and hence no activity in the PL system. A safe marked graph is one in which each directed circuit has only one active token on it at a time. This means that there can only be one PL gate ready to fire within a given directed circuit. A graph with a safety problem This work was supported in part by an internal grant from the MSUMSF Engineering Research Center.
will result in incorrect operation because multiple tokens on a directed circuit can overwrite each other. During a computation cycle along a directed circuit in a phased logic netlist, all gates will change phase. Token circulation continues in a PL system even if the value of the tokens are unchanging; each computation cycle will simply change the phases of the tokens and gates. Figure 1. (this is actually a variation of a design presented in [SI that also used a LUT4 LEDR computation element). The Muller C-element (C-gate) contains the gate phase, and the toggling of this element activates the output latches to capture the new output value from the LUT. The dly block indicates a delay-matched path in which it is assumed that the output of the LUT4 is stable when the output latch gate control is asserted. From a power perspective, it is important to note that if the value bits remain stable, then only the control elements switch during a phase change. The gate shown in Figure 2 is the basic gate used in the simulations presented in this paper. The fi input is used as a dedicated feedback input. Unused inputs can also be used for feedback inputs. It is assumed that each PL4gate will also have a 4-input Muller C-element paired with it to be used as a resource for feedback concentration for this gate or any other gate. 
Early evaluation
It can be seen from Figure 2 that the output latch delay is included in the critical delay path of the gate. The ratio of the output delay to compute block delay (in this case, the LUT4 delay) will determine a gate-level performance penalty when comparing PL systems to clocked systems. Fortunately, PL has some system level features that allow it to overcome this gate level penalty. Early evaluation is a speedup mechanism by which a PL gate is allowed to fire when only a subset of its inputs has arrived. This allows PL circuits to implement data dependent computation, which is a well-known benefit of self-timed systems. 
Bit Level Dataflow
Another system level speedup mechanism is bit-level dataflow. Because of the fine-grained nature of the feedback signals, all available parallelism within the PL system is used automatically during its operation. Figure 3 shows two systems whose only difference is the number of parallel stages surrounding a ripple structure. The input and output of both systems is word synchronized, but token flow occurs at the bit level within the system. Because the input and outputs are synchronized, the top circuit in Figure 4 can suffer from delays imposed by synchronization. The addition of parallel stages before and after the inputs serve to increase bit level dataflow and the stages can simply be buffers or elements performing useful computation. 
Design examples
This section discusses three example designs used to compare clocked and PL LUT4-based netlists for power and performance. All designs were specified in VHDL RTL and synthesized to a LUT4 netlist via Synopsys Design Compiler. The LUT4 VHDL netlist was used as the basis of the clocked simulations. The LUT4 VHDL netlist was then converted to EDIF for input to our mapping tool that outputs a VHDL netlist of pl4gures. Optimized LUT4 structures for addition and multiplication structures were installed in a Synopsys Designware library.
One of our goals in implementing these examples was not only to verify functionality of our mapping program, but also to get some rough estimates of how a PL implementation compares to a clocked implementation in terms of performance and power. Our examples have all inputs and outputs registered, so the performance of the clocked system will be the longest register-to-register path as reported by Synopsys. A LUT4 was assigned a normalized delay of 1 .O, with the sum of the Clock-To-Q (Tcq) DFF delay + DFF setup delay (Tsu) also estimated as a LUT4 delay (1.0). Clock skew and wiring delays were ignored for both systems. Ignoring wire delays penalizes the PL systems in performance comparisons because wire delays would only help reduce the PL4gate output latch delay penalty as percentage of the total delay. The PL4gate delay was estimated as 1. 4 (ie., the output latch in the pl4gate adds a 40% delay penalty). These ratios were chosen by using specifications from the Altera and Xilinx data sheets for LUT4, TCQ and Tsu ratios. The value of 1.4 is the average these values. Four-input Muller C-elements were also used in the PL netlist for feedback concentration, and these were assigned a delay value of 0.6.
The performance of the PL system is measured by simulating the netlist using 600 input vectors and calculating the resultant average computation delay. Variable computation delays are present in any PL netlist using early evaluation. The input vector values are digitized sine wave values that cover full range (in amplitude) and several cycles --each successive cycle used a different offset that ensured that two cycles did not duplicate input vectors. control indicate that it switches approximately 0.2 pF per firing (this value would be expected to shrink somewhat for a 0 . 1 8~ process but we will use this somewhat inflated value so as to help factor in the output token phase or 't' bit wiring capacitance). Four-input Muller C-elements were found to switch 0.75 pF per output change. The 'VI bit (value bit) wiring capacitances were ignored since the value wire switching capacitance of the PL systems will be equal or less than that of the clocked system (less if the clocked system has transient computations). We can estimate the amount of capacitance switched per computation using these control and compute capacitances in conjunction with the transition counts. An energy figure of merit (work per sample) can be obtained by multiplying the delay per sample by the capacitance per sample. 16 bits of Y@l is used). The 16 x 16 multiplier design used an un-optimized Carry-Select Addition (CSA) array [14] , with the final c a r r y h m merge accomplished using a CLA in the clocked design and a ripple adder with early evaluation in the PL design.
A 32-bit accumulator
The first design example is a 32-bit accumulator with a synchronous clear. A carry look-ahead adder is used for the clocked netlist and a ripple carry adder with early evaluation is used for the PL netlist. The CLA adder was used in all clocked designs because of its obvious performance advantage over a ripple adder.
A 32-bit Iterative Multiplier
multiplier using a single adder. Again, the clocked design used a CLA while the PL design used a ripple adder with early evaluation. The PL design had an extra speedup path in that a kill line was used to early fire every carry bit in case the multiplier bit was '0'. Table 1 gives the delay, capacitance and energy per sample measured from the VHDL gate level simulations. The delay values are normalized to LUT4 delays. The energy value is simply a figure of merit for work obtained by multiplying the capacitance column times the delay column, and dividing by a constant scale factor. The accumulator design is designated as 'acc', the iterative multiplier as 'mult', and filter calculation as 'filt'. In all cases, the PL designs are more energy efficient than the clocked designs. The PL iterative multiplier actually switched slightly more capacitance than the clocked design, but was more energy efficient due to higher performance. The PL filter application was slower than the clocked netlist, but was more energy efficient due to less capacitance switched per sample. In looking at the performance figures of Table 1 , the ripple early evaluation capability allows the PL designs to overcome the 40% gate delay penalty and to outperform the clocked LUT4 netlists. We are aware that both Xilinx and Altera include fast carry generation logic within their cells, while our clocked netlists had the carry4ogic as a dedicated LUT4. Obviously, the carry logic along with the early evaluation for the carry could be integrated into the pl4gate design.
Filter calculation Y
= Y@l * A + B
Performance, energy comparisons
The exact effect upon the performance and capacitance values in Table 1 is an area of future study.
In Table 1 , the PL circuits switched less capacitance in 2 out of 3 designs due to a reduction in compute transitions. This reduction comes from the different adder structures (CLA versus ripple) and also from of filtering of transient computations. The large compute transition savings in the filter example is mainly due to the CSA multiplier array, which tends,to propagate transient computations.
While PL designs can reduce compute transitions, PL dramatically increases control transitions since there is now control in every cell, and every cell changes phase during a compute cycle. Because of this control overhead, it is critical that the ratio of compute capacitance to control capacitance be large. In our LUT4 based*' pl4gate design, this ratio is 5 to 1 and we believe thatsthis might be near the lowest ratio in order for a PL system to.: be power competitive with clocked control. All of the PL blocks used early evaluation and thus their computations are data dependent. Table 3 shows the delay statistics for the phased logic designs, where delay values are in LUT4 delays. Obviously, if a PL system encounters worst-case data patterns for a significant amount of the time, then a ripple adder with early evaluation will not be the best choice. We have evaluated a few different adders structures (carry-skip with early eval, and CLA with early eval) that reduce worst-case delay. Unfortunately, these structures tend to also negatively impact the average delay. This is an area that also needs further study. Table 4 shows the values in Table 3 in terms of pl4gate delays instead of LUT4 delays (1 pl4gate delay = 1.4 LUT4 delays). Table 4 . This value is computed by using the expected average delay of a ripple adder with early eval as (log@) -+ 1) [19] added to the other path delays in the design). The accumulator is approximately 29% less than the expected value.
Delay Analysis
To see if the better than expected performance was possibly be due to favorable data patterns, the accumulator example was resimulated with 10K vectors, both sampled sinewaves ( I O cycles) and random. The average delay results were the same to one decimal place (5.7) as the previous simulation. Figure 6 shows the delay distributions of this simulation. 1 1 1 2 1 3 1 4 1 5 1 6 1 7 PL Gate Delays Figure 6 . Accumulator Delay Distribution, 1 OK Random
We believe that the better than expected average performance is due to the bit-level pipelining feature of PL The expected average delay calculation of the iterative multiplier did not take into account the speedup obtained via forcing the adder to early evaluate for each multiplier '0' bit. This accounts for the measured performance being better than the expected performance
The expected average delay of the filter was 1 (InputDFF) + 16 (CSA Array) + 5 (16-bit add for carryisum merge) + 1 (Carry) + 1 (Sum) of final adder = 24 delays Due to bit-level dataflow, two and Sine Vectors adders in series do not add as 2*( log(n) + I). This is because the carry chain in the 2"d adder can start firing as soon any bit from the Is' adder arrives, so the carry chains essentially compute in parallel with only a constant delay for each additional adder in series.
It can be seen from the maximum delay column that no vectors exercised the worst case delay of N delays in the adder plus straight line delays in the remainder of the datapath.
[PL (filt)
Cell count, wire count comparisons
No physical cell layouts of the pl4gute were done, so area comparisons of clocked designs versus PL designs can only be done on a cell count and wire count basis. It should be noted that assuming the LUT4 dominates the active cell area, the complexity of the pl4gute cell is about the same as an Altera or Xilinx LUT4 logic cell. Table 5 gives the cell count comparisons for the three example designs. The clocked designs only have LUT4s and DFFs. The TotCells column for the clocked designs is only the LUT4s since it is assumed that the DFFs are integrated into the logic cells as in Xilinx and Altera designs. The PL designs have LUT4s, DFFs, Sgates, and Cgates. The PL DFFs are actually any cells in the PL netlist that act as a buffer function. It is assumed that these cells will bypass the LUT4 in the cell and that only the control section of the pl4gute is active.
The mapping program attempts to absorb any DFFs present in the clocked netlist into its corresponding driving cell in the PL netlist.
Input DFFs are not absorbed. The DFF absorption is why the PL designs have less 'DFFs' than the clocked designs. However, these DFFs count against the PL cell count since the control circuitry functionality is needed. The Sgutes column is for splitter gates that are added by the mapping program. For feedback generation to work correctly, the mapping program inserts a buffer on any path in the original clocked netlist that has a DFF output driving a DFF input directly. These splitter gates are simply buffer functions, but also count against the cell count since the control circuitry is needed. The
Cgates column is the number of 4-input Muller C-elements added to the netlist by the mapping program for feedback concentration. We assume that each pllgate has an unassigned 4-input Cgate to be used for feedback concentration so these gates do not count towards the PL cell count. Thus, the PL cell count is the sum of LUT4s, DFFs, and Sgates while the clocked cell count is the LUT4 count only. It should be noted that early evaluation gates such as used in the PL ripple adders require two LUT4s and count as two cells.
The iterative multiplier has a high number of splitter gates due to the shift register functions in the design. All designs are able to absorb some of their DFFs into neighboring cells. The combination of DFFs counting against PL cell counts and splitter gates can lead to PL requiring more cells as in the filter design. PL will only use less gates in the case where it can use a structure like an early eval ripple adder that saves cells over a carry lookahead adder. Table 6 shows the wire count comparisons for the three designs.
The signal net column is the number of signal nets in the original netlist, and for clocked designs is also the number of total wires (ignoring the clock net and reset net). The FBnets column is the number of feedback nets added to the PL design by the mapping program. The total nets column for the PL design is the sum of the signal nets and feedback nets. The number of total wires in the PL design is the signal nets multiplied by 2 because of the dual rail signaling, plus the feedback nets (feedback signals are single rail).
PL (acc)
Clk ( require large feedback concentration at a node which will require building trees of C-elements that will be expensive in terms of feedback wiring required. The last case of feedback wiring due to trees of Muller C-elements can be somewhat reduced by including a larger C-element for feedback concentration in each cell (e.g., an 8-input element).
Comparisons to other work
A self-timed FPGA based upon LUT3s and using LEDR encoding was presented in [SI. The cell design presented in Figure 2 is a variation of the cell design used in [SI. In [SI, This FPGA architecture was aimed at accommodating a range of asynchronous design styles, and allowed for mixed synchronous and asynchronous designs. All signals were single rail.
By contrast, our proposed function block is only intended for supporting the PL design style, and thus implements PL designs more efficiently than [ 171.
The asynchronous design methodology known as Null Convention Logic (NCL) also offers automated synthesis of asynchronous designs using commercial synthesis tools [ 181. A restriction with the NCL methodology is that while the design can be coded in VHDL RTL, the user must write the RTL such that combinational logic and registers are separated. In comparing physical implementation characteristics, NCL has some delay sensitivity between NCL gates whereas PL has no delay sensitivity between PL gates. Both NCL and PL use dual rail signals, where results against these conclusions (especially 'a') since we used LUT4s for implementation, while [I91 used primitive two input gates, and we used a more conventional CLA structure for our synchronous adders instead of a CSA structure. However, some general comments can be made. The conclusions in [ 191 are all based on asynchronous adders for ASIC technologies in which a completion signal is generated for the entire adder result. Our feedback signals for the LUT4 p/4gate work at the bit level, so this allows more parallelism via bit level dataflow. Our iterative multiplier design can be regarded as a 'deep' asynchronous pipeline since it takes 16 clocks to produce one result, where each addition is dependent on the previous result forming a long dependency chain. If some set of bits within an addition is slow in producing a result because of a non-favorable early evaluation pattern, this does not inhibit the other bits from proceeding in the calculation due to the bit-level dataflow nature of Phased Logic. If the coarseness of the compute block needs to be increased due to computekontrol capacitance concerns, the coarseness can still be limited to something less than a word level (eg., groupings of 4 bits) in order to promote more parallel dataflow.
A speculative-completion carry-lookahead adder is presented in E201 . This technique is well suited for an ASIC implementation but its reliance on matched delays and a bundled datapath makes an FPGA LUT4 implementation questionable. Applyng general speculative completion techniques within a PL system is an area that needs further study.
Summary
In this paper, we have shown the application of a self-timed logic style called Phased Logic to three example arithmetic circuits. The circuits were simulated using a LUT4-based gate @Mgure) that implemented the Phased Logic protocol. All three circuits were more energy efficient than their clocked counterparts due to transient computation filtering and increased performance. Two of the three designs had higher performance than the clocked designs despite a 40% gate level penalty performance of the LUT4-based pl4gute cell. The increased performance of the PL netlists was due principally to the use of early evaluation in the adder circuits. An early evaluation PL gate is formed by using a pair of normal PL gates, where one gate provides the early evaluation function and one gate provides the normal evaluation function.
We believe a natural application of PL gates is a LUT-based FPGA technology. The high ratio of compute to control capacitance allows PL netlists to be competitive with clocked netlists in terms of total switched capacitance. Areas of future work involve looking at compute blocks suitable for programmable logic other than a LUT4 and examining the same performance/energy comparisons on larger design examples that have multiple functional units and complex control.
